- Fixing Verilog is easy 2011-09-19
- Wasting real time in zero time 2011-07-21
- Pitfalls for circuit girls 2011-02-10
- Time for reflection 2010-12-17
- VHDL's crown jewel 2010-11-03
- Verilog's major flaw 2010-10-06
- Your favorite mistake 2010-09-08
- EDA 2.0 2010-05-30
- The most needed EDA innovation 2010-03-11
- The biggest EDA innovations that did not happen 2010-02-12
- The latest EDA innovation: logic synthesis! 2010-01-18
- Academic frustration 2009-12-17
- Synthesis was my first love 2009-12-03
- A 20-year old relationship 2009-11-17
- [Announce] Jan on HDL Design 2009-11-10