You can find more info in the manual.
See also
- Prefix all signals in an instantiation (blog post)
- Smart Indent for VHDL (screencast)
- ANSI and Non-ANSI Port Declarations in Verilog (blog post)
- Sigasi's Software Development Kit Part 2 (blog post)
- Sigasi's Software Development Kit Part 1 (blog post)