Checking module instantiations

Posted on 2020-09-17
Tagged as: SystemVerilogVerilog

All Verilog and SystemVerilog projects use modules and module instantiations. In this video, we’ll show you how Sigasi Studio helps you get these instantiations right, even when the code changes.