See also
- Prefix all signals in an instantiation (blog post)
- Configure include paths in Sigasi Studio (screencast)
- ANSI and Non-ANSI Port Declarations in Verilog (blog post)
- Setup a SystemVerilog UVM project in VS Code (blog post)
- Sigasi's Software Development Kit Part 2 (blog post)