You can find more info in the manual.
See also
- Smart Indentation for Verilog (screencast)
- Multi-dimensional array and record checks in VHDL (screencast)
- Prefix all signals in an instantiation (blog post)
- VHDL IEEE 1076-2008 Grammar (blog post)
- Testbench generation with Wavedrom (opinion)