See also
- Prefix all signals in an instantiation (blog post)
- Sigasi's Software Development Kit Part 2 (blog post)
- Sigasi's Software Development Kit Part 1 (blog post)
- Choose your Verilog formatter (screencast)
- Case statements in VHDL and (System)Verilog (blog post)