See also
- Checking case statements in SystemVerilog (screencast)
- Multi-dimensional array and record checks in VHDL (screencast)
- Auto-close brackets and quotes (screencast)
- Signal Declaration (screencast)
- Add library and use clause for IEEE with Quick Fix (screencast)