Auto-close brackets and quotes

Posted on 2020-06-25
Tagged as: Basic instructioneditor

Matching brackets are important when writing Verilog, VHDL and SystemVerilog. This video demonstrates how Sigasi Studio helps you to balance your brackets by automatically closing them. We will also show you a trick to quickly navigate to a matching bracket.

See also