We are proud to present the Sigasi Studio 4.4 release: Automatic project configuration, SystemVerilog Class Hierarchy View and more.
The VHDL project importer now has an option “Auto-configure project” that makes Sigasi Studio automatically configure the VHDL library setup. Based on a quick analysis of the
use clauses, filenames, … Sigasi Studio now automatically initializes the libraries of your VHDL files.
Since Sigasi Studio 3.8 Sigasi Studio processes all comments with a Markdown processor. In general this results in nicer hovers and documentation. However, there is one typical use case in (System)Verilog and VHDL code where this resulted in unwanted markup: In Markdown, lines with
============= are used for titles; In HDL code they are used as a separators. For that reason we decided to strip these lines from the comments before calculating hovers or documentation.
We also changed the way we handle comments in the header comment naming convention check. In earlier versions of Sigasi we stripped the comment symbol (
--) and leading whitespace from the text that was checked. Starting with Sigasi Studio 4.4 the raw string of the header comment is checked to allow for very strict compliance checking.
Note that this means that when a new line is matched, users should use
\r?\n or the newly introduced
\\R to make sure the naming conventions work on all platforms. (documentation).
We added a new Class Hierarchy View in Sigasi Studio that visualizes the class hierarchy of SystemVerilog classes. The Class Hierarchy View visualizes superclass and subclass relationships and also shows the class members. To open the Class Hierarchy for a certain class, click the class name, right-click and select Open Class in Hierarchy (or press F4). (documentation)
We have put a lot of effort in making the SystemVerilog editor faster. Not all improvements made the deadline for this 4.4 release, so stay tuned.
- Added support for a Library variable to launch configurations. This allows you to query the library of a resource when starting an external tool. (documentation)
- Semantic highlighting for SystemVerilog classes
- Improved hyperlinks in external compiler output in console: we now only highlight the actual path, and not the entire line
- A better hover for SystemVerilog
interfaceclasses and constructors (
- Display VHDL blocks in the Hierarchy View
- SystemVerilog Classes are now shown in the outline
- Enable “Show in > Block Diagram” for ports in port maps of instantiations
- We now pass the VHDL version to GHDL when starting a simulation from the hierarchy view
- Updated Xtext dependency to 2.17.1
- The stand-alone version of Sigasi Studio is now based on Eclipse 2019-03 (4.11) and is shipped with the OpenJDK Java virtual machine. The plugin version works on Eclipse 4.7.3a and newer (unchanged)
- [PDF] Scale diagrams to always fit on the page and to not overlap with titles
- [PDF] Removed unwanted spaces in front of underscores (on Windows)
- [PDF] Better text placement in graphics (on windows)
- [Graphics Configuration] Improved color palette
- [VHDL2008] Linking error on record subtype indication
- [VHDL] Show decimal value of bit string literals in hover
- [VHDL] Take entity→architecture dependency into account when exporting (compilation order, graphics and documentation)
- [VHDL] Sensitivity list quickfix is wrong for array of records
- [(System)Verilog] Incorrect placement of errors and warnings in preprocessor view for incorrect macro invocations
- [VHDL] Missing dependencies when the current work library refers to a library name different from “work”
- [VHDL] Hierarchy view shows unresolved entity instantiation when no architecture specified in a multi-project setup
- [(System)Verilog] Multiple, non ansi, port declarations should have the same type
- [VHDL] Formatting issue in multi-line assignment (with comments)
- [Block Diagram] Error when left clicking on a wire (when nothing else is selected)
- [VHDL2008] Incorrect error marker on unary operator without parentheses
- [(System)Verilog] Incorrect error marker when defining an external constraint
- [(System)Verilog] Incorrect error marker on
- [VHDL2008] linking issue in a generic package with generic types and generic access type
- [VUnit] Add support for release candidate versions
- [VHDL] Quickfix for missing generic map modifies wrong instantiation with certain comments
- [VHDL] Sort Associations quickfix should not put an end bracket in the trailing comment
- [VHDL] Report error marker for
entityinstantiations with a missing
- [VHDL] Quickfix for sensitivity list when list is empty (
- [(System)Verilog] Rename refactoring breaks the Preprocessor View
- [VUnit] Running VUnit commands should never block the UI
A lot of other issues we could fix thanks to your Talkback reports
- Sigasi Studio Standalone is supported on:
- Windows: Windows 10 (64 bit) or newer
- macOS 10.14 Mojave
- Linux: RedHat Enterprise Linux RHEL 7.5 (64 bit) or newer
- More information on supported OSes can be found on the Eclipse website
- Sigasi Studio as Plugin in your own Eclipse installation:
- Eclipse 4.7.3a Oxygen up to Eclipse IDE 2019-03
- Java JRE 8 or higher
We recommend at least 2GB of memory, and you need about 300MB of free disk space.
Thanks for all the bug reports and enabling Talkback.