• Insights.



All Articles

Making sense of HDL Verification Methodologies 2017‑02‑03

Testbench generation with Wavedrom 2016‑09‑20

PoC - A Pile of Cores 2016‑06‑14

Using Urubu as CMS for our Insights site 2016‑04‑27

Graphic Design is dead - long live Graphical Views 2015‑09‑08

Whitepaper: Standard Editor for Teams 2014‑11‑07

Benefits of extracting documentation from software... 2014‑10‑17

Call for feedback: A new way to compile Sigasi/Ecl... 2013‑09‑16

Opinion: Why IDEs for hardware design fail [Publis... 2012‑09‑12

Project Management and team collaboration 2012‑08‑25

Design Creation 2012‑08‑08

Better than Emacs VHDL mode 2011‑05‑07

VHDL Emacs mode navigation using ctags are broken 2011‑05‑13

Emacs Code Coloring is Outdated 2011‑05‑18

No VHDL Libraries in Emacs VHDL mode 2011‑05‑26

Emacs Syntax errors 2011‑06‑01

Engineers are smart enough to change editors 2011‑06‑07

No VHDL Rename in Emacs VHDL mode 2011‑06‑15

Sigasi Better than Emacs 2011‑06‑21

Room for Improvement 2011‑06‑24

Five reasons why Emacs will always be better 2011‑09‑02

Why Emacs VHDL mode is so Great. And Why We Want t... 2012‑03‑30

Emacs vs Sigasi matrix 2012‑09‑28

Configuration files and Version control 2012‑01‑19

Five reasons why we built EDA tools on Eclipse 2011‑12‑13

[Announce] Jan on HDL Design 2009‑11‑10

A 20-year old relationship 2009‑11‑17

Synthesis was my first love 2009‑12‑03

Academic frustration 2009‑12‑17

The latest EDA innovation: logic synthesis! 2010‑01‑18

The biggest EDA innovations that did not happen 2010‑02‑12

The most needed EDA innovation 2010‑03‑11

EDA 2.0 2010‑05‑30

Your favorite mistake 2010‑09‑08

Verilog's major flaw 2010‑10‑06

VHDL's crown jewel 2010‑11‑03

Time for reflection 2010‑12‑17

Pitfalls for circuit girls 2011‑02‑10

Wasting real time in zero time 2011‑07‑21

Fixing Verilog is easy 2011‑09‑19

You can't write VHDL code without an intelligent e... 2011‑08‑22

Code refactoring: Emacs VHDL mode vs Sigasi 2011‑06‑22

VETSMOD: Get better feedback from your VHDL code s... 2011‑04‑27

Automatic Bug Reporting in Sigasi HDT 2011‑04‑13

The State of Logic Design Internet Communities 2011‑03‑21

Your mileage may vary. A lot. 2011‑03‑07

Code Comprehension Tool 2011‑03‑04

And the winner is: Facebook! 2011‑03‑02

Why people hate VHDL ... and what to do about it. 2011‑02‑25

Neither VI nor Emacs are the most popular VHDL edi... 2011‑02‑02

Reasons to Love VHDL, Reasons to Hate VHDL 2011‑01‑23

VHDL Editors vs. VHDL Editors 2010‑12‑20

VHDL: Why, oh why must it be this way 2010‑12‑01

Psychology and engineering: what is the right feed... 2010‑09‑08

A new EDA 2.0 company: Plunify 2010‑08‑24

Is EDA ready for the 21st century... 2010‑07‑14

Are VHDL post-93 versions used in real life? 2010‑06‑03

Is Xilinx slowly dumping Modelsim? 2010‑05‑14

Can we have an open source simulator? 2010‑04‑27

VHDL word search puzzle 2010‑04‑23

Why is GHDL (currently) not good enough? 2010‑04‑19

Lacking an open source VHDL simulator 2010‑04‑11

How to sell EDA tools in Liechtenstein 2010‑04‑08

Why hardware designers should switch to Eclipse 2010‑03‑17

Opening up our documentation 2010‑03‑03

Too smart to accept any help? 2010‑03‑02

Why use Eclipse for embedded software development? 2010‑02‑26

Copyright policy of IEEE 2009‑11‑12

EDA Start-up story from the trenches 2009‑10‑23

Why can't HDL designers live without block selecti... 2009‑05‑20

the Future of Design 2009‑05‑06