You can find more info in the manual: Smartindent Verilog